



# UNITED STATES PATENT AND TRADEMARK OFFICE

11-D

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/756,122	01/13/2004	Wai-Fan Yau	AMAT/2592.C7/DSM/LOW K/JW	4554
44257 7590 04/24/2007 PATTERSON & SHERIDAN, LLP 3040 POST OAK BOULEVARD, SUITE 1500 HOUSTON, TX 77056			EXAMINER MALDONADO, JULIO J	
			ART UNIT	PAPER NUMBER
			2823	

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	04/24/2007	PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

**Office Action Summary**

Application No.

10/756,122

Applicant(s)

YAU ET AL.

Examiner

Julio J. Maldonado

Art Unit

2823

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 18 December 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 11-13, 15-18 and 21-28 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 11-13, 15-18 and 21-28 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

## DETAILED ACTION

### *Specification*

1. The abstract of the disclosure is objected to because of the following: in the first line of the abstract, where applicants recite, "...A method and apparatus for depositing...", change to --A method of depositing--. Correction is required. See MPEP § 608.01(b).

### *Claim Rejections - 35 USC § 103*

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 11-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chiang et al. (U.S. 5,817,572, hereinafter Chiang) in view of Sugahara et al. (U.S. 5,989,998, hereinafter Sugahara).

Chiang (Figs.15-25) teaches a method of forming interconnect structures including providing a substrate (320) having a contact (321) formed therein (Chiang, column 12, lines 52 – 63); depositing a first dielectric layer (322) on said substrate (320) (Chiang, column 13, lines 15 – 35); forming an etch stop layer (323) on said first dielectric layer (322) (Chiang, column 14, line 61 – column 15, line 4); forming a second dielectric layer (350) on said etch stop layer (323) (Chiang, column 15, lines 28 – 46); forming a photoresist layer (352) on said second dielectric layer (350) (Chiang, column 15, lines 48 – 58); and using said photoresist layer to form a contact hole (351) in said

Art Unit: 2823

second dielectric layer (350) (Chiang, column 15, lines 59 – 62), wherein said first dielectric layer (322) and said second dielectric layer (350) may include any suitable dielectric material or materials including silicon dioxide, silicon nitride, silicon oxynitride, phosphosilicate glass, borophosphosilicate glass, fluoropolymer, parylene, polyimide, any suitable spin-on glass, or any suitable spin-on polymer (Chiang, column 13, lines 15 – 35 and column 15, lines 28 – 46), and further forming a third dielectric layer (395) over said second dielectric layer (Chiang, column 21, lines 4 – 15).

Chiang fails to disclose using a low dielectric constant material. However, parylene, polyimide, for example, are known low dielectric constant materials. Therefore, Chiang teaches upon the claimed invention.

Chiang fails to teach wherein the low dielectric constant material is a an oxidized organosilane layer, wherein said organosilane layer is deposited in a plasma enhanced process from a mixture comprising an organosilane compound and an oxidizing gas and wherein the carbon content of the low dielectric constant oxidized organosilane layer is form 1% to 50% by atomic weight.

However, Sugahara (Figs.3a-d) teaches a method of depositing on a substrate (200) a plurality of layers (202-204), wherein one or more of the layers (202, 204) is a low dielectric constant oxidized organosilane layer comprising carbon, wherein the low dielectric constant oxidized organosilane layer is deposited in a plasma enhanced process from a mixture comprising an organosilane compound an oxidizing gas, wherein said organosilane compound is selected from a phenylsilane group or a vinylsilane group; and etching said one or more of said layers in a patterning process,

Art Unit: 2823

wherein the carbon content of said oxidized organosilane layer is, for example, 25.7% (first embodiment, chemical formula 2) or 22.2% (ninth embodiment, chemical formula 15) (Sugahara, column 7, line 66 – column 8, line 8, line 34, column 8, line 58 – column 11, line 53 and column 18, line 25 – column 21, line 53).

Sugahara fails to expressly teach wherein said oxidized organosilane layer has a carbon content from 1% to 50%. However, in the case where the claimed ranges “overlap or lie inside ranges disclosed by the prior art” a prima facie case of obviousness exists. MPEP 2144.05. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use the dielectric layer with the carbon concentration disclosed in the teachings of Sugahara to arrive at the claimed invention.

It would also have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Chiang and Sugahara to enable forming a low dielectric layer in Chiang as taught by Sugahara for the further advantage of forming a film with improved film formability and cost efficiency (Sugahara, column 3, lines 25 – 30) and because one of ordinary skill in the art at the time the invention was made would have been motivated to look to alternative suitable methods of forming the disclosed dielectric layer in Chiang and art recognized suitability for an intended purpose has been recognized to be motivation to combine. MPEP 2144.07.

4. Claims 15-18, 21 and 23-28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chiang ('572) in view of Shu et al. (Patent Application, 09/019,900, hereinafter Shu).

In reference to claims 15-18, 23, 24, 26-28, Chiang (Figs.15-25) teaches a method of forming interconnect structures including providing a substrate (320) having a contact (321) formed therein (Chiang, column 12, lines 52 – 63); depositing a first dielectric layer (322) on said substrate (320) (Chiang, column 13, lines 15 – 35); forming an etch stop layer (323) on said first dielectric layer (322) (Chiang, column 14, line 61 – column 15, line 4); forming a second dielectric layer (350) on said etch stop layer (323) (Chiang, column 15, lines 28 – 46); forming a photoresist layer (352) on said second dielectric layer (350) (Chiang, column 15, lines 48 – 58); and using said photoresist layer to form a contact hole (351) in said second dielectric layer (350) (Chiang, column 15, lines 59 – 62), wherein said first dielectric layer (322) and said second dielectric layer (350) may include any suitable dielectric material or materials including silicon dioxide, silicon nitride, silicon oxynitride, phosphosilicate glass, borophosphosilicate glass, fluoropolymer, parylene, polyimide, any suitable spin-on glass, or any suitable spin-on polymer (Chiang, column 13, lines 15 – 35 and column 15, lines 28 – 46), and further forming a third dielectric layer (395) over said second dielectric layer (Chiang, column 21, lines 4 – 15).

Chiang fails to disclose forming the second dielectric layer using a low dielectric constant material. However, parylene, polyimide, for example, are known low dielectric constant materials. Therefore, Chiang teach upon the claimed invention.

Chiang fails to teach wherein the low dielectric constant organosilane layer is deposited in a plasma enhanced process from a mixture comprising a methylsilane

Art Unit: 2823

compound and an oxidizing gas, the carbon content of the low dielectric constant oxidized organosilane layer is from 1% to 50% by atomic weight.

However, Shu in a related method to form interconnect structures teaches forming a low-k dielectric layer over a substrate, wherein said dielectric layer is deposited in a plasma enhanced process from a mixture comprising a reactant species or a combination of reactant species which includes carbon and silicon, such as 3-methyltrimethoxysilane, labeled methylsilane compound, and an oxidizing gas such as  $O_2$  and  $H_2O_2$  (page 4, lines 9 – 22). It would have been within the scope of one of ordinary skill in the art to combine the teachings of Chiang and Shu to enable forming the low-k dielectric layers of Chiang according to the teachings of Shu because one of ordinary skill in the art at the time the invention was made would have been motivated to look to alternative suitable methods of forming the second dielectric layer of Chiang et al. and art recognized suitability for an intended purpose has been recognized to be motivation to combine. MPEP 2144.07.

The combination of Chiang et al. and Shu fail to disclose wherein the carbon content of the low dielectric constant oxidized organosilane layer is from 1% to 50% by atomic weight. However, the same material would be treated in the same manner and therefore the recited results would be obtained.

In reference to claims 21 and 25, the combined teachings of Chiang and Shu fail to disclose wherein the methylsilane compound is methyl silane ( $CH_3SiH_3$ ). However, Shu teach wherein said dielectric layer is deposited in a plasma enhanced process from a mixture comprising a reactant species or a combination of reactant species which

Art Unit: 2823

includes carbon and silicon, and an oxidizing gas such as  $O_2$  and  $H_2O_2$  (Shu, page 4, lines 9 – 22). The combination of Chiang and Shu further teach that conventional materials in the art to form oxide layers include methyl silane ( $CH_3SiH_3$ ) (Shu, page 3, line 25 – page 4, line 1). Therefore, since methyl silane ( $CH_3SiH_3$ ) is a conventional material used in the fabrication of oxide layers and the prior art of record is open to form a dielectric layer from a mixture comprising a reactant species or a combination of reactant species which includes carbon and silicon, one of ordinary skill in the art at the time the invention was made would have been envisioned to use said methyl silane to form said dielectric layer.

5. Claim 22 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chiang ('572) in view of Shu ('900) as applied to claims 15-18, 21 and 23-28 above, and further in view of Chen (U.S. 5,970,376).

The combination of Chiang and Shu substantially teach the claimed invention but fail to disclose etching the low dielectric constant oxidized organosilane layer using fluorine, carbon, and oxygen ions. However, Chen (Figs.4-7) in a related method to form interconnect structures teaches the steps of forming a low dielectric layer (32) over a substrate (30), wherein said dielectric layer has the general formula  $R_1-Si(OR_2)_3$ , wherein  $R_1$  is hydrogen and  $R_2$  is  $CH_3$ ; and etching the low dielectric layer (32) using fluorine, carbon, and oxygen ions (Chen, column 4, line 66 – column 5, line 12, column 5, lines 34 – 56, column 7, lines 25 – 42, and column 8, lines 40 – 48). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Chiang and Shu with Chen to enable etching the



Art Unit: 2823

dielectric layer of Chiang and Shu according to the teachings of Chen for the further advantage of forming vias with attenuated lateral etching of said vias (Chen, column 4, lines 39 – 63).

### ***Double Patenting***

6. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the “right to exclude” granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

7. Claim 11 is rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 11 and 16 of U.S. Patent No. 6,054,379. Although the conflicting claims are not identical, they are not patentably distinct from each other because following reasons:

In reference to claim 1, the scope of the claimed limitation is essentially the same as the claimed limitations of claims 11 and 16 of U.S. Patent No. 6,054,379. The limitations include a method of depositing a plurality of layers, wherein the plurality of

layers comprises one of low dielectric constant oxidized organosilane layer comprising carbon (see claim 11, lines 4 – 7), wherein the low dielectric constant oxidized organosilane layer is deposited in a plasma enhanced process from a mixture comprising an organosilane compound and an oxidizing gas and the carbon content of the low dielectric constant oxidized organosilane layer is from 1% to 50% by atomic weight (see claim 11, lines 4 – 12 and claim 16, lines 1 – 2), a layer selected from the group consisting of parylene, FSG, and silicon oxide layers (see claim 25, lines 1 – 3). Furthermore, claim 11 teaches "...pattern etching the second dielectric film to define a pattern etching..." (see claim 11, lines 17 – 21), which is equivalent to forming a top layer that is a photoresist.

### ***Response to Arguments***

8. Applicant's arguments filed 12/18/2006 have been fully considered but they are not persuasive.

Applicants argue, "...While Chiang, et al. lists a low dielectric constant layer that comprises carbon but not silicon and oxygen (e.g., parylene), Chiang, et al. does not disclose or suggest that "any suitable dielectric material" includes other low dielectric constant layers. Thus, Applicants respectfully submit that the Examiner errs in asserting that one of skill in the art would have been motivated to look to Sugahara, et al's method of depositing a low dielectric constant layer that includes silicon, oxygen, and carbon as an alternative method for forming Chiang, et al's disclosed dielectric layer...". In response to this argument, Chiang teaches forming interlevel dielectric layers to be used to form interconnect structures, wherein said layers are made of any

Art Unit: 2823

suitable material including silicon dioxide, silicon nitride, silicon oxynitride, phosphosilicate glass, borophosphosilicate glass, fluoropolymer, parylene, polyimide, any suitable spin-on glass, or any suitable spin-on polymer (Chiang, column 13, lines 21 – 35 and column 15, lines 28 – 46). Furthermore, The transitional term “comprising”, which is synonymous with “including,” “containing,” or “characterized by,” is inclusive or open-ended and does not exclude additional, unrecited elements or method steps. See MPEP 2111.03. Therefore, Chiang is open to different unrecited materials used to form interlayer dielectric films in the formation of interconnect structures, such as the low dielectric constant oxidized organosilane layer comprising carbon disclosed in Sugahara (Sugahara, column 7, line 66 – column 8, line 8, line 34, column 8, line 58 – column 11, line 53 and column 18, line 25 – column 21, line 53).

Applicants argue, “...the Examiner errs in asserting that one of skill in the art would have been motivated to look to Shu, et al's method of depositing a low dielectric constant layer that includes silicon, oxygen, and carbon as an alternative method for forming Chiang, et al's disclosed dielectric layer...”. In response to this argument, as stated hereinabove, Chiang teaches forming interlevel dielectric layers to be used to form interconnect structures, wherein said layers are made of any suitable material including silicon dioxide, silicon nitride, silicon oxynitride, phosphosilicate glass, borophosphosilicate glass, fluoropolymer, parylene, polyimide, any suitable spin-on glass, or any suitable spin-on polymer (Chiang, column 13, lines 21 – 35 and column 15, lines 28 – 46). Furthermore, The transitional term “comprising”, which is synonymous with “including,” “containing,” or “characterized by,” is inclusive or open-

Art Unit: 2823

ended and does not exclude additional, unrecited elements or method steps. See MPEP 2111.03. Therefore, Chiang is open to different unrecited materials used to form interlayer dielectric films in the formation of interconnect structures, such as the low dielectric constant oxidized organosilane layer comprising carbon disclosed in Shu (Shu, page 4, lines 9 – 22).

### ***Conclusion***

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Shu et al. (U.S. 6,348,421 B1) teaches a method of depositing dielectric layers using methylsilane as a source gas (Shu et al., column 3, lines 39 – 44).

10. Applicants are encouraged, where appropriate, to check Patent Application Information Retrieval (PAIR) (<http://portal.uspto.gov/external/portal/pair>) which provides applicants direct secure access to their own patent application status information, as well as to general patent information publicly available.

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to examiner Julio J. Maldonado whose telephone number is (571) 272-1864. The examiner can normally be reached on Monday through Friday.


12. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith, can be reached on (571) 272-1907. The fax number for this group is 571-273-8300. Updates can be found at <http://www.uspto.gov/web/info/2800.htm>.

Application/Control Number: 10/756,122  
Art Unit: 2823

Page 12

Julio J. Maldonado  
Patent Examiner  
Art Unit 2823

Julio J. Maldonado  
April 5, 2007

A handwritten signature in black ink, appearing to read "Matt Smith", is centered on the page.

MATTHEW SMITH  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800